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Abstract— This paper presents a new parallel direct digital 
frequency synthesis (PDDS) circuit providing simultaneous 
multichannel. The proposed circuit has several applications in 
instrumentation, identification and data communications. After 
analysis of a set of design architectures and their limitations, we 
opted for a rapid and optimized architecture using Wave 
Arithmetic Unit (WAU) to operate in a largest frequency range. 
The effectiveness of our proposed circuit is demonstrated by a 
high-level design of digital blocks in SystemC and analog blocks 
in SytsemC-AMS language. Finally, the analysis of result 
responses of all modules confirms the correct PDDS 
performances for an open microelectronic integration 
technology. 
 
Index Terms— Direct digital synthesis, multiplexing blocks, 
signal approximation, spectral analysis, SystemC modeling, 
SystemC-AMS modeling. 
 
I. INTRODUCTION 
 
Direct Digital Synthesis (DDS) aims at producing many 
different frequencies from a single stable digital source. It has 
been an important area of scientific research in the last few 
years, given its several applications: instrumentation [1]-[3], 
biomedical engineering [2]-[3] and telecommunications [4] 
[5]. The challenges of design techniques and methods include 
a high level of spectral purity, low power consumption, and 
high output frequencies [8] [9]. In addition, the complexity of 
applications in the multiple input-multiple output context 
requires a new circuit, which can produce a parallel and 
multichannel frequencies [10]. Therefore, our present work 
fits into the general field of digital synthesis techniques known 
as DDS (Direct Digital Synthesis). In the following 
subsection, we will recall the principle of DDS. 
 
A. DDS principle  
To illustrate the principle of DDS, we give the main 
structure in Figure 1, where the components are: 
 Phase Accumulator: provides the time reference of the 
waveform as memory address for reading the 
instantaneous values. 
 Waveform Memory: contains samples of the waveform 
to be synthesized. 
 D/A Converter: converts each digital value into its 
proportional analog voltage. 
 Low-Pass Filter: limits the spectrum of the synthesized 
wave at the Nyquist bandwidth related to the operating 
clock frequency FCLK. 
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Figure 1:  General structure of single output DDS [6] 
 
The output frequency 𝐹𝐹𝑂𝑂𝑂𝑂𝑂𝑂  depends on the reference clock 
frequency FCLK, the frequency control word FCW and the size 
of the phase accumulator 𝑁𝑁, by the following expression 
[10][11]: 
𝐹𝐹𝑂𝑂𝑂𝑂𝑂𝑂 =
𝐹𝐹𝐹𝐹𝐹𝐹
2𝑁𝑁
𝐹𝐹𝐶𝐶𝐶𝐶𝐶𝐶 (1) 
Since the sine function is even relatively to 𝜋𝜋
2
 and odd 
compared to 𝜋𝜋, the size of the data memory can be reduced by 
a ratio of 4. Thus, the phase accumulator-memory data 
association can be designed as depicted in Figure 2.  To 
illustrate the role of each block, Fig.3 gives an example of 
intermediate signals for the following parameters: frequency 
control word FCW = 40; phase accumulator size: 10 𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏; 
wave memory: 1024 words of 10bits; D/A converter: 10𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏; 
and a low-pass filter. In this example, the complete wave 
period corresponds to the complete cycle of phase 
accumulator, and consequently the direct control of its 
frequency. 
 
 
 
 
Figure 2:  Phase Accumulator-ROM association [12] 
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time 
Figure 3: Example of single output DDS signals 
 
Figure 4: Parallel multicarrier modulation or demodulation for communication systems 
 
 
Figure 5: Parallel frequency identification or characterization of a set of sensors/devices 
B. Parallel DDS and motivations  
The main advantages of DDS technology are: high 
accuracy, stability, very low resolution, and precise control of 
the frequency change. In literature, the DDS circuits provide 
one output and several non-simultaneous channels. However, 
many applications such as simultaneous characterization of 
array sensors, radar objects tracking or analysis of data 
transmitted from several stations require the parallel 
production of multiple carriers whose frequencies have to be 
included in a dynamic analysis band [11]. Fig.4 shows an 
example of parallel modulation of sources (𝑠𝑠1(𝑡𝑡)⋯ 𝑠𝑠𝑀𝑀(𝑡𝑡)) 
and parallel demodulation of received signals (𝑥𝑥1(𝑡𝑡)⋯𝑥𝑥𝑀𝑀(𝑡𝑡)) 
that requires the parallel generation of local carriers 
(𝑐𝑐1(𝑡𝑡)⋯ 𝑐𝑐𝑀𝑀(𝑡𝑡)) 
Moreover, the identification or the study of frequency 
characteristics of a sensor or device, as shown in Fig.5, 
requires also 𝐿𝐿 channels for each sensor due to the diversity of 
physical parameters. The main aim of this work is to respond 
to this demand by the proposal of a new DDS circuit. This 
circuit contains several outputs working in simultaneous 
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channels with different frequencies and modes. Our main 
contribution is to propose a new architecture of PDDS 
(Parallel Direct Digital Synthesizer) circuit and its 
SystemC/SystemC-AMS modeling. The functional diagram is 
shown in Figure 6, where input/output lines are used to define 
control words 𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷_𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹, control signals to select channels 
and set internal operating modes and then to produce 𝑀𝑀 
outputs with 𝐿𝐿 channels in synchronization with the reference 
clock  𝐶𝐶𝐿𝐿𝐶𝐶. 
 
 
Figure 6: General description of the proposed PDDS circuit 
 
The rest of this paper is structured as follows. Section II 
gives the formulation and comparison of design architectures. 
Section III describes a PDDS-4 circuit and its configuration. 
In section IV, we present a SystemC/SystemC-AMS modeling 
and performances evaluation. Finally, we conclude on 
potential applications of our proposed PDDS circuit. 
 
II. FORMULATION AND DESIGN ARCHITECTURES 
 
The main function of PDDS circuit is to produce a set of M 
parallel outputs based on the same conventional structure: 
Phase Accumulators, a single sample ROM, Digital to Analog 
Converters and Low Pass Filters. For PDDS activating, a 
clock signal CLK is used to synchronize the evolution of each 
block according to rising or falling edges. We can distinguish 
two modes of synchronization: 
A. Simultaneous synchronization  
In this mode, all phase accumulators update their values at 
the same time 𝑛𝑛 × TCLK  with respect to Equation 2: 
𝑃𝑃𝐷𝐷𝑖𝑖(𝑛𝑛𝐷𝐷𝐶𝐶𝐶𝐶𝐶𝐶) = 𝑃𝑃𝐷𝐷𝑖𝑖((𝑛𝑛 − 1)𝐷𝐷𝐶𝐶𝐶𝐶𝐶𝐶) + 𝐹𝐹𝐶𝐶𝐹𝐹(𝑖𝑖) (2) 
 
Thus the frequency of each output 𝑂𝑂𝑂𝑂𝐷𝐷_𝑖𝑖 is expressed as: 
FOUT(𝑖𝑖) =  
𝐹𝐹𝐶𝐶𝐹𝐹(𝑖𝑖)
2𝑁𝑁
  FCLK (3) 
B. Shifted synchronization 
In this mode, the M phase accumulators update at different 
times (𝑛𝑛𝑀𝑀 +  𝑖𝑖) × 𝐷𝐷𝐶𝐶𝐶𝐶𝐶𝐶  by period of 𝑀𝑀 × 𝐷𝐷𝐶𝐶𝐶𝐶𝐶𝐶  according to 
Equation (4):  
 
PAi((nM +  i)TCLK) = PAi (((n −  1)M + i) TCLK) + FCW(i) (4) 
 
This induces a delay of 𝑀𝑀 × 𝐷𝐷𝐶𝐶𝐶𝐶𝐶𝐶  at each output 𝑂𝑂𝑂𝑂𝐷𝐷_𝑖𝑖. 
Then, the frequency becomes: 
FOUT(i) =
FCW(i)
M × 2N
 FCLK (5) 
 
According to the two modes of synchronization, we propose 
the following design architectures: 
A. Parallel Architecture  
The direct design architecture of PDDS circuit is to operate 
separately on parallel DDS structures in addition to a 
configuration block as seen in Figure 7. This architecture has 
the advantage of the wider band frequency compared to 𝐹𝐹𝐶𝐶𝐶𝐶𝐶𝐶 
at the expense of the memory size, which is a multiple of the 
number of outputs. 
 
 
Figure 7: Parallel PDDS architecture 
B. Multiplexed Architecture  
To optimize the number of memories and then the 
semiconductor space, we have a phase accumulators 
multiplexing blocks (PA_1, . . . , PA_M, MUX) and 
demultiplexing block of data in a single memory as shown in 
Figure 8. Afterward, the obtained data are converted into 
analog signals and followed by a Low Pass Filter (DAC+ 
LPF) according to the standard structure of a DDS circuit. 
 
C. Wave Arithmetic Architecture  
The main drawback of the multiplexed architecture is to 
reduce the required speed by the number of outputs. In order 
to keep the same speed of the parallel architecture which is the 
maximum frequency of the clock signal, we propose to replace 
the wave memory by an arithmetic unit, which we denote 
WAU (Wave Arithmetic Unit), as shown in Figure 9. The role 
of this WAU unit is to provide a parallel computation of the 
sine value sin (2𝜋𝜋 × 𝑃𝑃𝑃𝑃𝑖𝑖
2𝑁𝑁
) of each input phase 𝑃𝑃𝐷𝐷𝑖𝑖.   
 
In [7][8][13][14][15], many approximation methods have 
been used to compute the sine value and to propose a ROM-
less design architecture. Basically, the solution corresponds to 
use mathematical expressions based on trigonometric 
properties or polynomial developments. In this way, the sine 
value of phase 𝜃𝜃 is computed by Taylor’s series up the 𝑛𝑛𝑡𝑡ℎ 
order written as: 
sin 𝜃𝜃 = ∑(−1)𝑘𝑘
𝜃𝜃2𝑘𝑘+1
(2𝑘𝑘 + 1)!
 
𝑛𝑛
𝑘𝑘=0
 (6) 
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Figure 8: Multiplexed PDDS architecture 
 
 
 
Figure 9: The proposed Wave Arithmetic PDDS architecture 
 
To decrease the computation error for high phase values, it 
is important to increase the series order, which requires more 
adders, multipliers and consequently more computation time. 
In [13], an efficient hybrid polynomial approximation method 
was proposed to minimize the total residual error 𝑇𝑇𝑇𝑇𝑇𝑇 
between sin 𝜃𝜃 and its approximation function (𝜃𝜃) . This 𝑇𝑇𝑇𝑇𝑇𝑇 
is expressed as: 
𝑇𝑇𝑇𝑇𝑇𝑇 = ∫ (sin 𝜃𝜃 − 𝑓𝑓(𝜃𝜃))
2
𝑑𝑑𝜃𝜃
𝜋𝜋
2
0
 (7) 
 
Therefore, the approximation function can be expressed as 
follows [18]: 
𝑓𝑓(𝜃𝜃) =       {
𝛼𝛼10𝜃𝜃 , 0 ≤ 𝜃𝜃 ≤
7𝜋𝜋
128
𝛼𝛼24𝜃𝜃
4 + 𝛼𝛼23𝜃𝜃
3 + 𝛼𝛼22𝜃𝜃
2 + 𝛼𝛼21𝜃𝜃 + 𝛼𝛼20 ,
7𝜋𝜋
128
≤ 𝜃𝜃 ≤
𝜋𝜋
2
 (8) 
where the coefficients are: 
 α10 = 0.9970862, 
 α20 = 0.0011854, α21 = 0.9894410,  
 α22 = 0.0330064, α23 = −0.2134780,  
 α24 = 0.0312845. 
 
To improve the computation precision of Taylor 
approximation method, we propose to subdivide the interval 
[0    
𝜋𝜋
2
] into 𝑟𝑟 subintervals. For this purpose, the sine function 
will be computed for each phase 𝜃𝜃𝑖𝑖 ≤ 𝜃𝜃 < 𝜃𝜃𝑖𝑖+1 around the 
point 𝜃𝜃𝑖𝑖 = 𝑖𝑖 ×
𝜋𝜋
2𝑟𝑟
  , 𝑖𝑖 ∈ {0, ⋯ , 𝑟𝑟 − 1} as follows: 
sin 𝜃𝜃 = sin 𝜃𝜃𝑖𝑖 + ∑ (sin θ)θ=𝜃𝜃𝑖𝑖
′
(𝜃𝜃 − 𝜃𝜃𝑖𝑖)
𝑘𝑘
𝑘𝑘!
𝑛𝑛
𝑘𝑘=1
= 𝑎𝑎𝑖𝑖,0 + ∑ 𝑎𝑎𝑖𝑖,𝑘𝑘
(𝜃𝜃 − 𝜃𝜃𝑖𝑖)
𝑘𝑘
𝑘𝑘!
𝑛𝑛
𝑘𝑘=1
 (9) 
where: 
 𝑎𝑎𝑖𝑖,0 = sin 𝜃𝜃𝑖𝑖 ; 𝑎𝑎𝑖𝑖,1 = cos 𝜃𝜃𝑖𝑖 ;  𝑎𝑎𝑖𝑖,2 = −sin 𝜃𝜃𝑖𝑖 ; 𝑎𝑎𝑖𝑖,3 = −cos 𝜃𝜃𝑖𝑖  ; 
and for every positive integer: 
𝑝𝑝:𝑎𝑎𝑖𝑖,4𝑝𝑝 = sin 𝜃𝜃𝑖𝑖 ; 𝑎𝑎𝑖𝑖,4𝑝𝑝+1 = cos 𝜃𝜃𝑖𝑖 ; 𝑎𝑎𝑖𝑖,4𝑝𝑝+2 =
−sin 𝜃𝜃𝑖𝑖 ; 𝑎𝑎𝑖𝑖,4𝑝𝑝+3 = − cos 𝜃𝜃𝑖𝑖. 
In fact, the proposed approximation method corresponds to 
Taylor formula at order 𝑛𝑛 referenced by the 𝑟𝑟 angles of each 
subinterval. For the rest of the paper, we will call this method 
as “Taylor-REF-𝑛𝑛/𝑟𝑟 ”. 
In order to compare the performances of each method, we 
illustrate in Fig. 10, the residual error of : Taylor-5th order, 
Taylor-7th Order, Hybrid polynomial approximation [13], 
Taylor-REF-3/4  and Taylor-REF-3/8, and also the total 
residual errors in Table 1. It is shown that Taylor-REF-3/8 
presents least residual errors   7.949 × 10−7 providing more 
computation accuracy. This consequence is confirmed by the 
simulation results presented in Fig. 11, where the 𝑇𝑇𝑇𝑇𝑇𝑇 
decreases rapidly versus the number 𝑟𝑟 of reference phases. 
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Figure 10: Residual error of five approximation methods in [0    𝜋𝜋
2
] 
 
Table 1 
Total residual errors of approximation methods 
 
Approximation 
method 
Taylor- 
5th 
Taylor-
7th 
Hybrid 
Polynomial 
Approx. 
[18] 
Taylor-
REF3/4 
Taylor- 
REF 3/8 
𝑇𝑇𝑇𝑇𝑇𝑇 5.646 
× 10−3 
5.341 
× 10−6 
1.146 
× 10−5 
1.856 
× 10−4 
7.949 
× 10−7 
 
 
 
Figure 11: Total residual error of Taylor-REF-3/8 versus number of 
reference phases 
 
In addition to the previous motivate consequence; we will 
now perform a hardware comparison. Among the most 
important constraints for choosing design architectures of 
circuit or electronic block, there are the consumption energy 
and semiconductor area.  To this end, we summarize in Table 
2, the required blocks: adders, multipliers and coefficients set 
to compute the sine of input phase. As a consequence, our 
proposed approximation Taylor-REF-3/8 involves an 
economical architecture because it requires the same amount 
of blocks (three adders and five multipliers) for different 
coefficients, which improves directly the approximation 
process.  
For implementation task, we propose to illustrate the 
interconnection of required blocks for Taylor-REF-3/8 
approximation method. The required coefficients 𝑐𝑐𝑖𝑖,𝑘𝑘 =
𝑎𝑎𝑖𝑖,𝑘𝑘
𝑘𝑘!
 are 
presented in Table 3. Moreover, Figure 12 shows the design 
architecture of WAU block for 16 bits phase accumulator and 
single input- single output. First, the bit 𝑃𝑃𝑃𝑃(14) activates the  
1st complement of input phase to compute symmetric value 
according to  𝜋𝜋
2
 .  After this operation, three bits 𝑃𝑃𝑃𝑃(13⋯11) 
constitute the address 𝑖𝑖 available to select a group of required 
coefficients {𝑐𝑐𝑖𝑖,0 , 𝑐𝑐𝑖𝑖,1 , 𝑐𝑐𝑖𝑖,2 , 𝑐𝑐𝑖𝑖,3} from multiplexers, among 
constant data coefficients indexed by 𝑖𝑖 = 0,⋯ ,7. Thus, the 
real phase value is a vector of lower 11bits:  𝑃𝑃𝑃𝑃(10⋯ 0). 
Hence, each term 𝑐𝑐𝑖𝑖,𝑘𝑘 × 𝜃𝜃𝑘𝑘 will be evaluated using multipliers 
and adders. Finally, the most significant bit 𝑃𝑃𝑃𝑃(15)  enables 
the 2nd complement block in order to compute the negative 
value corresponding to angle in the interval   𝜋𝜋  2𝜋𝜋  if 
𝑃𝑃𝑃𝑃(15) = 1.  
Generally, for PDDS-M outputs, the WAU circuit 
corresponds to a group of 𝑀𝑀 parallel blocks according to 
design architecture of Fig.12. These blocks exploit the same 
data coefficients and run simultaneously to compute the sine 
value of inputs {𝑃𝑃𝑃𝑃1 ,⋯ , 𝑃𝑃𝑃𝑃𝑀𝑀}. Based on the simulation 
results of residual error and design architecture, we can assert 
that our proposed approximation method Taylor-REF-3/8 
demonstrates its effectiveness to compute the sine values with 
high precision and optimized architecture against to related 
techniques. 
Table 2 
Required blocks of approximations methods 
 
Approximation 
method Adders Multipliers Coeffs. 
Taylor-5th 2 5 (2 fixed coeffs, 3variable coeffs) 2 
Taylor-7th 3 7 (3 fixed coeffs, 4 variable coeffs) 3 
Hybrid polynomial 
approximation [18] 4 
7 (3 fixed coeffs, 
4 variable coeffs) 5 
Taylor-REF3/4 3 5 ( 3 fixed coeffs, 2 variable coeffs) 16 
Taylor-REF 3/8 3 5 ( 3 fixed coeffs, 2 variable coeffs) 32 
 
III. DESCRIPTION OF PDDS-4 OUTPUTS 
 
The objective of this section is to present the proposed 
PDDS-4 circuit with four outputs and two operating modes. 
The general description of PDDS-4 is illustrated in Figure 13.  
 
 
 
Figure 13: General description of PDDS-4 
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Table 3 
Floating and quantized coefficients of Taylor-REF 3/8. 
 
Reference 
subinterval Floating coefficients 𝑐𝑐𝑖𝑖,𝑘𝑘 =
𝑎𝑎𝑖𝑖,𝑘𝑘
𝑘𝑘!
 Quantized coefficients (16bits) 
0 𝑐𝑐0,0 = 0; 𝑐𝑐0,1 = 1 ; 
𝑐𝑐0,2 = 0; 𝑐𝑐0,3 = −0.1666 
𝑐𝑐0,0 = 0; 𝑐𝑐0,1 = 32767 ; 
𝑐𝑐0,2 = 0; 𝑐𝑐0,3 = −5462 
1 𝑐𝑐1,0 = 0.1951    ; 𝑐𝑐1,10.9808    ; 
𝑐𝑐1,2 =   −0.0975   ; 𝑐𝑐1,3 = −0.1635 
𝑐𝑐1,0 = 6392   ; 𝑐𝑐1,1 =  32137  ; 
𝑐𝑐1,2 = −3197; 𝑐𝑐1,3 = −5357 
2 𝑐𝑐2,0 = 0.3827    ; 𝑐𝑐2,1 = −0.1913 ; 
𝑐𝑐2,2 = 0.9239; 𝑐𝑐2,3 = −0.1540 
𝑐𝑐2,0 = 12539 ; 𝑐𝑐2,1 = 30272  ; 
𝑐𝑐2,2 = −6270; 𝑐𝑐2,3 = −5046 
3 𝑐𝑐3,0 = 0.5556    ; 𝑐𝑐3,1 = 0.8315    ; 
𝑐𝑐3,2 = −0.2778; 𝑐𝑐3,3 = −0.1386 
𝑐𝑐3,0 = 18204; 𝑐𝑐3,1 = 27244 ; 
𝑐𝑐3,2 = −9103; 𝑐𝑐3,3 = −4541 
4 𝑐𝑐4,0 = 0.7071    ; 𝑐𝑐4,1 = 0.7071 ; 
𝑐𝑐4,2 = −0.3536; 𝑐𝑐4,3 =  −0.1179 
𝑐𝑐4,0 = 23169; 𝑐𝑐4,1 = 23169 ; 
𝑐𝑐4,2 = −11585; 𝑐𝑐4,3 = −3862 
5 𝑐𝑐5,0 = 0.8315    ; 𝑐𝑐5,1 = 0.5556 ; 
𝑐𝑐5,2 =  −0.4157; 𝑐𝑐5,3 = −0.0926 
𝑐𝑐5,0 = 27244; 𝑐𝑐5,1 = 18204 ; 
𝑐𝑐5,2 = −13623; 𝑐𝑐5,3 = −3035 
6 𝑐𝑐6,0 = 0.9239    ; 𝑐𝑐6,1 = 0.3827 ; 
𝑐𝑐6,2 = −0.4619; 𝑐𝑐6,3 = −0.0638 
𝑐𝑐6,0 = 30272; 𝑐𝑐6,1 = 12539 ; 
𝑐𝑐6,2 = −15137; 𝑐𝑐6,3 = −2090 
7 𝑐𝑐7,0 = 0.9808    ; 𝑐𝑐7,1 = 0.1951 ; 
𝑐𝑐7,2 = −0.4904; 𝑐𝑐7,3 = −0.0325 
𝑐𝑐7,0 = 32137; 𝑐𝑐7,1 = 6392 ; 
𝑐𝑐7,2 = −16069; 𝑐𝑐7,3 = −1066 
 
 
 
Figure 12: Architecture of the proposed WAU based on Taylor-REF 3/8. 
 
Here we describe the different signals: 
 𝐶𝐶𝐶𝐶: Low active signal to validate the configuration block 
and control words for each channel. If 𝐶𝐶𝐶𝐶 =  1, the 
outputs are set to a low level. 
 𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷_𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹: Frequency control word for each channel 
of output. 
 𝑀𝑀𝑀𝑀𝐷𝐷𝐹𝐹 : The PDDS operates on two modes: 
 Mode 0: Independent mode. The output channels are 
working independently, i.e. the frequencies are 
defined separately by control words (𝐹𝐹𝐶𝐶𝐹𝐹(𝑖𝑖) =
𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷_𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹). 
 Mode 1: Dependent mode. The channels are working 
by step relatively to the reference channel 𝑀𝑀𝑂𝑂𝐷𝐷1 :  
𝐹𝐹𝐶𝐶𝐹𝐹(1) = 𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷_𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹; 𝑓𝑓𝑓𝑓𝑓𝑓 𝑘𝑘 >  1:   𝐹𝐹𝐶𝐶𝐹𝐹(𝑘𝑘) =
𝐹𝐹𝐶𝐶𝐹𝐹(𝑘𝑘 − 1) + 𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷_𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹. 
 𝐷𝐷1𝐷𝐷0: Address of the configuration register of each 
output channel. The four outputs are addressed as 
follows: 00: output 1; 01: output 2; 10: output 3 and 11: 
output 4. 
 𝐹𝐹𝐹𝐹𝑊𝑊𝐷𝐷𝐹𝐹: Low active signal for enabling write operation 
of 𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷_𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹, according to a rising edge of the clock 
signal 𝐶𝐶𝐶𝐶𝐶𝐶. 
 𝐶𝐶𝐷𝐷𝐷𝐷𝐹𝐹𝐷𝐷 : High active signal to start the synthesis process 
by connecting the clock to all blocks of the DDS circuit. 
If START = 0, the outputs are set to a low level. 
Figure 14 summarizes the setup process and running of the 
proposed PDDS-4 circuit. 
 
IV. SYSTEMC-AMS MODELING AND PERFORMANCES 
EVALUATION 
 
To validate the design of our PDDS-4 circuit with a wave 
arithmetic architecture, we have implemented the model in 
SystemC language for digital modules and SystemC-AMS for 
analog or mixed-modules, in addition to driving and 
verification modules. The SystemC language is widely used 
for modeling and verification of embedded systems [6] 
[16][17] [18]. Our development environment is “Eclipse 
software” after compiling libraries “SystemC-2.3.1; 
SystemC-AMS 1.0” followed by configuration path to active 
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the libraries “systemc.h ;systems-ams.h”. Then, each block is 
modeled by a module with input ports, output ports, and the 
internal signals in addition to the processing methods 
according to the list of sensitivity parameters. 
The modeling project is structured in such a way that for 
each module, there are a declaration file “name_module.h” 
and an implementation file “name_module.cpp” according to 
the following specifications: 
 Phase accumulator : 16 bits. 
 Wave Arithmetic Unit : Taylor-REF 3/8 for 16 bits. 
 D/A Converter : 16 bits, supply voltage : 𝑉𝑉𝑐𝑐𝑐𝑐  =  5𝑉𝑉 . 
 Low-Pass Analog Filter : defined by the transfer 
function model with a Chybechev type: 𝐹𝐹𝐹𝐹 =
 200𝑀𝑀𝑀𝑀𝑀𝑀, order = 8 and passband ripple 𝑅𝑅𝑅𝑅 =  0.1𝑑𝑑𝑑𝑑. 
The construction of the top model of PDDS-4 circuit, shown 
in Figure 15, and it is implemented by interconnecting 
modules by ports and signals of type sc_signal or sca_tdf :: 
sca_signal.  
 
 
 
Figure 14: Configuration and running chart of PDDS-4 
 
To evaluate the PDDS-4 model, we have built a driver 
module whose role was to generate 3000 clock cycles 1ns-low 
and 1ns-high level. Then, the frequency control is 𝐹𝐹𝐶𝐶𝐶𝐶𝐶𝐶  =
 500𝑀𝑀𝑀𝑀𝑀𝑀, giving a frequency resolution: 𝑅𝑅𝐹𝐹  =
500 
216
  =
 7.6294𝐾𝐾𝑀𝑀z. In the main file sc_main.cpp, the analog 
modules DAC and LPF were set to the timestep of 2ns:  
DAC1.set_timestep(2,SC_NS); LPF1.set_timestep(2,SC_NS). The 
instantaneous values of different signals based on the clock 
were stored in a csv file: sca_util::sca_trace_file 
*wf2=sca_util::sca_create_tabular_trace_file ("PDDS4Result"); 
Finally, the result data was analyzed with MATLAB tool in 
two modes. 
A. Independent Mode  
In this mode, phase accumulators were controlled 
separately by the following words: 𝐹𝐹𝐹𝐹𝐹𝐹1 =  5000; 𝐹𝐹𝐹𝐹𝐹𝐹2 =
 10000; 𝐹𝐹𝐹𝐹𝐹𝐹3 =  20000 𝑎𝑎𝑎𝑎𝑑𝑑 𝐹𝐹𝐹𝐹𝐹𝐹4 =  25000. The 
evolution of the phases is shown in Figure 16 over a duration 
of 27𝑎𝑎𝑛𝑛. These phases will produce the PDDS signals in 
Figures 17,18,19 and 20 for outputs PDDS_OUT1, 
PDDS_OUT2, PDDS_OUT3, and PDDS_OUT4 respectively. 
In these figures, the phase accumulators increase by 5000 ∕
𝑇𝑇𝐶𝐶𝐶𝐶𝐶𝐶 , 10000 ∕ 𝑇𝑇𝐶𝐶𝐶𝐶𝐶𝐶 ,20000 ∕ 𝑇𝑇𝐶𝐶𝐶𝐶𝐶𝐶 , 25000 ∕ 𝑇𝑇𝐶𝐶𝐶𝐶𝐶𝐶  respectively, 
where the clock period corresponds to 2𝑎𝑎𝑛𝑛 and a PDDS period 
corresponds to 216 × 𝑇𝑇𝐶𝐶𝐶𝐶𝐶𝐶 = 131.072𝜇𝜇𝑛𝑛.  
Furthermore, content spectral with resolution bandwidth of 
7.6294𝐾𝐾𝑀𝑀𝑀𝑀  is shown in Figure 21 whose fundamental 
frequencies are given in Table 4. 
 
Table 4 
Required blocks of approximations methods 
 
Approximation 
method Adders Multipliers Coeffs. 
Taylor-5th 2 5 (2 fixed coeffs, 3variable coeffs) 2 
Taylor-7th 3 7 (3 fixed coeffs, 4 variable coeffs) 3 
Hybrid polynomial 
approximation [18] 4 
7 (3 fixed coeffs, 
4 variable coeffs) 5 
Taylor-REF3/4 3 5 ( 3 fixed coeffs, 2 variable coeffs) 16 
Taylor-REF 3/8 3 5 ( 3 fixed coeffs, 2 variable coeffs) 32 
 
B. Dependent Mode  
In this mode, the three outputs OUT2, OUT3 and OUT4 
follow the main output OUT1 controlled by the main word: 
𝐹𝐹𝐹𝐹𝐹𝐹 =  5000 as a step: 𝑆𝑆𝑆𝑆𝑆𝑆𝑅𝑅 =  4000. The spectrum of 
these outputs with resolution bandwidth of 7.6294𝐾𝐾𝑀𝑀𝑀𝑀, is 
shown in Figure 22. We measured the following frequencies: 
𝐹𝐹𝑂𝑂𝑂𝑂𝑂𝑂1  =  38.147𝑀𝑀𝑀𝑀𝑀𝑀, 𝐹𝐹𝑂𝑂𝑂𝑂𝑂𝑂2 =  68.664𝑀𝑀𝑀𝑀𝑀𝑀, 𝐹𝐹𝑂𝑂𝑂𝑂𝑂𝑂3 =
 99.182𝑀𝑀𝑀𝑀𝑀𝑀, 𝐹𝐹𝑂𝑂𝑂𝑂𝑂𝑂4 =  129.699𝑀𝑀𝑀𝑀𝑀𝑀, and the frequency 
difference  30.517𝑀𝑀𝑀𝑀𝑀𝑀.  
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Figure 15: SystemC Top Model of PDDS-4 
 
Figure 16: Phase accumulators of PDDS4-independent mode 
 
 
Figure 17: Phase and wave of output 1 of PDDS4-independent mode 
 
Figure 18: Phase and wave of output 2 of PDDS4-independent mode 
 
 
Figure 19: Phase and wave of output 3 of PDDS4-independent mode 
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Figure 20: Phase and wave of output 4 of PDDS4-independent mode 
 
 
Figure 21: Spectrum of output waves of PDDS4-independent mode 
 
 
Figure 22: Spectrum of output waves of PDDS4-dependent mode 
 
V. CONCLUSION 
 
In this work, we have proposed a new circuit that produces a 
set of parallel multichannel. The importance of this circuit 
corresponds to its several applications in instrumentation and 
communications. The proposed circuit improves the reduction 
of time analysis and ensures the coherence of signals of the 
studied system. It has also shown that the SystemC/SystemC-
AMS design and the simulation results have demonstrated the 
effectiveness and the performances of the PDDS-WAU 
architecture in two configuration modes: independent 
frequency synthesis and step frequency synthesis. As a result, 
the proposed circuit can be manufactured with all 
microelectronic integration technology on FPGA, ASIC or 
System on Chip.  
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